No higher resolution available.
6T_SRAM_memory_cell_layout.jpg (262 × 193 pixels, file size: 18 KB, MIME type: image/jpeg)
 | This is a file from the
Wikimedia Commons. Information from its
description page there is shown below. Commons is a freely licensed media file repository. You can help. |
Summary
| Description |
English: Layout for the layers schematic for the silicon implementation of a six transistor SRAM memory cell. |
| Date | |
| Source | https://www.ijert.org/research/sram-memory-layout-design-in-180nm-technology-IJERTV4IS080677.pdf |
| Author | Praveen K N and B. G. Shivaleelavathi |
Licensing
This file is licensed under the
Creative Commons
Attribution 4.0 International license.
- You are free:
- to share – to copy, distribute and transmit the work
- to remix – to adapt the work
- Under the following conditions:
- attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 09:10, 6 September 2019 |
| 262 × 193 (18 KB) | Crystallizedcarbon | User created page with UploadWizard |
File usage
The following pages on the English Wikipedia use this file (pages on other projects are not listed):
Global file usage
The following other wikis use this file:
- Usage on ca.wikipedia.org
- Usage on fa.wikipedia.org
- Usage on id.wikipedia.org
- Usage on ja.wikipedia.org
- Usage on pt.wikipedia.org
